

36V/1A Standalone Single-Cell Linear Charger

Features

- Easy-to-use standalone single-cell charger
- High input voltage linear charger
 - Support up to 7V operating input voltage with 36V absolute maximum input rating
 - Maximum BAT withstand voltage up to 14V
 - Programmable up to 1A fast charge current
 - -0.5/+1% regulated output voltage accuracy
 - Trickle current 10% of fast charge current
 - Termination current 10% of fast charge current
- High integration
 - Integrated reverse blocking MOSFET
 - Built-in charge current sensing
 - Internal loop compensation
 - Integrated charge status indication
- Support full charge cycle of trickle current mode, constant current (CC) mode, constant voltage (CV) mode, charge termination and automatic recharge
- BAT leakage current 30nA typical
- Protection features
 - Input under-voltage lockout (UVLO)
 - Input over-voltage protection (OVP)
 - Battery reverse connection protection
 - Thermal regulation
 - Cold/hot battery temperature protection
- RoHS Compliant and 100% Lead (Pb)-Free
- Package: ESOP-8

Applications

- Wireless Speaker
- Cordless Power Tools
- Gaming Devices
- Portable Media Players
- Handheld Battery-Powered Devices
- Charging Docks and Cradles
- Power Banks
- E-Cigarettes

General Description


The LP4076/LP4076E is a highly advanced linear charger for single-cell Li-lon and Li-Polymer batteries. The device is ideally suited for portable applications due to low number of external components required.

The device employs a full charge algorithm with trickle current, constant current (CC), constant voltage (CV) modes, charge termination and automatic recharge. The device supports charge current up to 1A, programmed by an external resistor. The device can withstand an input voltage up to 36V, which can protect the charger from any accidental insertion of a high-voltage supply or a hot insertion. The device can withstand a BAT voltage up to 14V, which is suited for power battery applications. Without an input supply, the battery leakage current is only 30nA typical.

The device provides various safety features for battery charging, including input under voltage lockout (UVLO), input over-voltage protection (OVP), battery reverse connection protection, cold/hot battery temperature protection, and thermal regulation protection that is implemented by reducing the charge current when the junction temperature reaches 140°C.

The LP4076/LP4076E is available in an ESOP-8 package.


Order Information



Device Information

Part Number	Top Marking	Battery Voltage	Moisture Sensitivity Level	Package	Shipping
LP4076SPF	LPS LP4076 YWX	4.20V	MSL3	ESOP-8	4K/REEL
LP4076ESPF	LPS LP4076E YWX	4.20V	MSL3	ESOP-8	4K/REEL
LP4076ESPF-435	LPS LP4076E 435YWX	4.35V	MSL3	ESOP-8	4K/REEL
Marking indication: Y: Production year. W:	Production week.	K: Series number.			


Typical Application Circuit





Pin Diagram

LP4076SPF ESOP-8 (Top View)



LP4076ESPF ESOP-8 (Top View



Pin Description

Pin	Name	Description			
FIII	Ivaille				
		Battery Temperature Sense Thermistor Input. This pin senses the temperature			
1	TS	of the battery pack and charge is suspended if the battery temperature is out			
		of range.			
2	ISET	Fast Charge Current Program Pin. Connect this pin with an external resistor			
2	ISEI	R _{ISET} to GND to program the fast charge current.			
3	GND	GND. Connect to the system ground.			
		Positive Supply Voltage Input. Place a 4.7Ω resistor and a 1-10μF ceramic			
4	IN capacitor in series from IN to GND, and place the components as				
		possible to IC.			
5	BAT	Battery Pin. Connect to the battery, A 1-10µF capacitor is needed typically.			
		Open-Drain Status Output. When the device is in charging state, the FULL pin			
6	FULL	is pulled high by an external pull-up resistor. When the charge cycle is			
		completed, the pin is pulled low by an internal NMOS.			
		Open-Drain Charge Status Output. When the device is in charging state, the			
-	OUDO	CHRG pin is pulled low by an internal NMOS. When the charge cycle is			
	CHRG	completed, the internal NMOS turned-off, the pin could be pulled high by an			
		external pull-up resistor.			
8	EN	Charge Enable Input. Low active. (LP4076ESPF)			
0	NC	No Connection. (LP4076SPF)			
0	DAD	Ground reference for the device that is also the thermal pad used to conduct			
9	PAD	heat from the device.			



Absolute	Maximum	Ratings	(1)
, 110 0 0 1 0 1 0			

•	IN to GND	0.3V to 36V
•	CHRG, FULL to GND	0.3V to 28V
•	BAT to GND	
•	EN, ISET, TS to GND	0.3V to 6.5V
•	Maximum Junction Temperature (T _J)	150°C
•	Storage Temperature	55℃ to 150℃
•	Maximum Soldering Temperature (at leads, 10 sec)	260℃

Note: (1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD Susceptibility

•	HBM (Human Body Model)	 2kV

• MM (Machine Model) ------ 200V

Thermal Information

•	Junction-to-Ambient Thermal Resistance (R _{THJA})	50	°C/W
---	---	----	------

- Maximum Power Dissipation (P_D, T_A=25°C) ------ 2W

Recommended Operating Conditions

•	Input Voltage			4.5\	

- Maximum Charge Current ------- 1A



Electrical Characteristics

(The specifications are at $T_A=25^{\circ}C$, $V_{IN}=5V$, unless otherwise noted.)

Symbol	Parameter	Condition	Min	Тур	Max	Units
INPUT VOLT	AGE AND CURRENT		1			1
V _{IN}	Input Voltage Range		4.5	5	6	V
Standby	Input Standby Current	Standby mode (Charge terminated) V _{EN} =0V		190		μА
I _{Shutdown}	Input Shutdown Current	V _{EN} =5V(LP4076ESPF)		27		μA
V _{UVLO}	Under Voltage Lockout of V _{IN}	V _{IN} Rising	3.3	3.5	3.7	V
V _{UVLO_HYS}	V _{UVLO} Hysteresis	V _{IN} Falling		200		mV
V _{OVP}	Over-Voltage Protection Threshold Voltage	V _{IN} Rising	6.7	7	7.3	V
V _{OVP_HYS}	OVP Hysteresis	V _{IN} Fa <mark>lli</mark> ng		300		mV
BATTTERY (CHARGER					
M	Regulated Output		4.179	4.2	4.242	V
V_{FLOAT}	Voltage	LP4076ESPF-435	4.306	4.35	4.394	
	Fort Ohama Ourset	R _{ISET} =3.4kΩ, Constant Current Mode	460	500	540	mA
I _{CC}	Fast Charge Current	R _{iseτ} =17kΩ, Constant Curr <mark>e</mark> nt Mode	90	100	110	mA
I _{TERM}	Termination Current Threshold	R _{ISET} =3.4kΩ, Constant Voltage Mode		10%		Icc
I _{TRIKL}	Trickle Charge Current	V_{BAT} < V_{TRIKL} , R_{ISET} =3.4k Ω		10%		Icc
V _{TRIKL}	Trickle Charge Threshold Voltage	V _{BAT} Rising	2.75	2.9	3.05	V
V _{TRHYS}	Trickle Charge Hysteresis Voltage	V _{BAT} Falling		200		mV
$\Delta V_{ ext{RECHRG}}$	Battery Recharge Voltage Difference Threshold	V _{BAT} Falling	100	150	200	mV
V _{Headroom}	(V _{FLOAT} -V _{RECHRG}) V _{IN} -V _{BAT} threshold Voltage	V _{BAT} =3.7V, V _{IN} Rising	80	115	150	mV
V _{Headroom_HYS}	V _{IN} -V _{BAT} threshold Voltage Hysteresis	V _{BAT} =3.7V, V _{IN} Falling		60		mV
T_{J_LIMIT}	Junction Temperature Limit	Thermal Foldback Protection State		140		$^{\circ}$ C
R _{DS}	IN-BAT MOSFET on-resistance	Charge Current=500mA		750		mΩ



BAT LEAKA	GE CURRENT					
I _{BAT_Leakage}	Battery Leakage Current	LP4076SPF V _{IN} floating, V _{BAT} =4.2V		0.03		μA
ISET/CHARG	FULL PINS				_	
V _{ISET_CC}	IOET D: V/ II	Constant Current Mode		1		V
V _{ISET_TR}	- ISET Pin Voltage	Trickle Current Mode		0.1		V
V _{STAT}	STAT Pin Output Low Voltage	I _{STAT} =5mA			0.5	V
I _{STAT}	CHRG/FULL Pin Sink Current		N		5	mA
EN PIN (LP4	076ESPF)					
V _{EN_ON}	EN Logic-Low Voltage Threshold	EN Falling			0.4	V
V _{EN_OFF}	EN Logic-High Voltage Threshold	EN Rising	1.4			V
I _{EN}	EN pin leakage current	V _{EN} =5V or V _{EN} =0V	-1		1	μA
TS PIN	1				1	
V _{NTC_H}	NTC threshold (Hot)	V _{NTC_H} falli <mark>ng</mark> , percentage to V _{IN}	28%	30%	32%	V _{IN}
V _{NTC_H_HYS}	V _{NTC_H} Hysteresis			2%		V _{IN}
V _{NTC_C}	NTC threshold (Cold)	V _{NTC_C} rising, percentage to V _{IN}	58%	60%	62%	V _{IN}
V _{NTC_C_HYS}	V _{NTC_C} Hysteresis			3%		V _{IN}



Typical Characteristics




Figure 1. Charge Current vs BAT Voltage V_{IN}=5V, 25 °C




Figure 3. VIN-BAT ON-Resistance vs Charge Current V_{BAT} =3.7V, 25 $^{\circ}$ C




Figure 2. Input Standby current vs Input Voltage
Charge terminated, 25°C




Figure 4. BAT Leakage Current vs V_{BAT} V_{IN} =Floating, 25 $^{\circ}$ C





Figure 5. Regulated Output Voltage (V_{FLOAT}) vs Ambient Temperature



Functional Block Diagram






Detailed Description

Overview

The LP4076/LP4076E is a highly advanced linear charger with up to 1A maximum charge current for single cell Li-lon and Li-Polymer batteries. The device charges the battery with full charge cycle: trickle current mode, constant current mode (CC), constant voltage mode (CV), charge termination and recharge. The typical charge profile can be showed as the figure below.



When the battery voltage is lower than Trickle Charge Threshold Voltage (V_{TRIKL} , 2.9V typical), the device charges in the trickle current mode, the charge current will be set to Trickle Charge Current (I_{TRIKL}), which is approximately 10% of the ISET programmed Fast Charge Current (I_{CC}) to bring the battery voltage up to a safe level for full current charging. When the battery voltage rises to V_{TRIKL} , the device enters the constant current mode, where the charge current is 100% I_{CC} . When the battery voltage approaches the Regulated Output Voltage (V_{FLOAT}), the device goes to constant voltage mode, the charge current starts to decrease. When the charge current is lower than the Termination Current threshold (I_{TERM}), which is 10% I_{CC} , the device will terminate the charging.

The device will automatically recharge the battery while the battery voltage drops ΔV_{RECHRG} (150mV, typical) from the Regulated Output Voltage (V_{FLOAT}).

ISET Programming Fast Charge Current

The Fast Charge Current (I_{CC}) is set by a resistor (R_{ISET}) connecting from the ISET pin to GND. The relationship between I_{CC} and the programming resistance is established by the following formula:

$$I_{CC} = \frac{V_{ISET} \times 1700}{R_{ISET}}$$

where V_{ISET}=1V typical.



Charge Termination and Automatic Recharge

A charge cycle will be terminated when the charge current falls to I_{TERM} (10%I_{CC}, typical), as the battery voltage reached V_{FLOAT}. The function is implemented by monitoring the ISET pin voltage and comparing to a 100mV threshold voltage. When the ISET pin voltage falls below 100mV for longer than 1ms typically, the charging will be terminated.

Once the charge cycle is terminated, the LP4076/LP4076E continuously monitors the voltage on the BAT pin by a comparator. A new charge cycle starts when the battery voltage drops by a voltage difference ΔV_{RECHRG} (150mV, typical) from V_{FLOAT} , which means the battery level drops to approximately 80% to 90% capacity. This ensures that the battery always keeps at or near a fully charged condition.

Undervoltage Lockout (UVLO) and Minimum Headroom Voltage

An internal UVLO circuit monitors the input voltage and keeps the device in Shutdown mode until the input supply rises above the UVLO threshold. The UVLO circuitry has a built-in hysteresis of 200 mV. The UVLO circuit is always active.

In addition, the input supply must be $V_{Headroom}$ (115mV, typical) higher than the battery voltage before the LP4076/LP4076E become operational. Whenever the input supply is below the UVLO threshold or lower than a voltage of $V_{Headroom}$ above the VBAT pin, the device is in Shutdown mode.

Enable Function (LP4076E only)

The LP4076E features an enable/disable function. An input "Low" signal or floating connection on EN pin will enable the device. To ensure the device to be active, the EN low voltage level must be lower than 0.4V. The device will enter the Shutdown mode when the voltage on the EN pin is higher than 1.4V. If the enable function is not needed in a specific application, the EN pin can be shorted to GND or left floating to keep the device continuously active.

Charge Status Indicator (CHRG & FULL)

When the input voltage is above the V_{UVLO} and above the voltage of $V_{BAT}+V_{Headroom}$, but lower than V_{OVP} ($V_{IN}<V_{OVP}$), CHRG pin and FULL pin have two different states: strong pull-down (\sim 5mA) and high impedance. The strong pull-down state of CHRG implemented by an internal NMOS indicates that the device is in a charge cycle. After the charge current decreased to I_{TERM} in CV mode and then charging terminated, the CHRG pin will become high impedance, the FULL pin will become pull-down state.

Function	CHRG	FULL
Charging	Low	Hi-Z
Charge	Hi-Z	Low
Terminated	1 11-2	LOW



Thermal Regulation Foldback

An internal thermal regulation foldback loop reduces charge current if the junction temperature reaches a preset value of approximately 140°C to prevent further temperature rise. This function protects the device from excessive temperature and allows the user to get the limits of the power handling capability of a given circuit board without the risk of damaging the device. The charge current can be set according to typical ambient temperature with the assurance that the charger will automatically reduce the current in worst-case conditions.

Charge termination function will not be active when thermal foldback regulation protection is happening.

Battery Temperature Detection

The LP4076/LP4076E continuously monitors the battery temperature by measuring the voltage between the TS pin and GND pin. The devices compare V_{TS} to its internal thresholds V_{NTC_H} and V_{NTC_C} that is derived from internal resistor divider from V_{IN} to GND, and then determine whether charging is allowed. The temperature sensing circuit is immune to any fluctuation in V_{IN} because both the external voltage divider and the internal thresholds (V_{NTC_H} and V_{NTC_C}) are referenced to V_{IN} .

The resistor values of R_{T1} and R_{T2} are calculated by the following equations:

For NTC Thermistors:

$$R_{T1} = \frac{R_{TL}R_{TH}(K_2 - K_1)}{(R_{TL} - R_{TH})K_1K_2}$$

$$R_{T2} = \frac{R_{TL}R_{TH}(K_2 - K_1)}{R_{TL}(K_1 - K_1K_2) - R_{TH}(K_2 - K_1K_2)}$$

For PTC Thermistors:

$$R_{T1} = \frac{R_{TL}R_{TH}(K_2 - K_1)}{(R_{TH} - R_{TL})K_1K_2}$$

$$R_{T2} = \frac{R_{TL}R_{TH}(K_2 - K_1)}{R_{TH}(K_1 - K_1K_2) - R_{TL}(K_2 - K_1K_2)}$$

 $K_{1(VTS H)}=30\%$, $K_{2(VTS C)}=60\%$.

where R_{TL} is the low temperature resistance and R_{TH} is the high temperature resistance of thermistor, as specified by the thermistor manufacturers. If the allowed charge temperature is 0 to 45 °C, for a typical 10k Ω -3950K NTC thermistor, R_{TL} = 32.6k Ω , R_{TH} =4.4k Ω , then R_{T1} =8.2k Ω and R_{T2} =20k Ω .



Application Information

Thermal Consideration

Due to low efficiency of linear charging, the most important factor is the thermal design, which is a direct function of input voltage, output charge current and thermal impedance between the battery charger and the ambient cooling air.

The power dissipation can be calculated approximately:

$$P_D = (V_{IN} - V_{BAT}) \times I_{BAT}$$

where P_D is the power dissipation, V_{IN} is the input supply voltage, V_{BAT} is the battery voltage and I_{BAT} is the charge current.

The worst-case situation is when the device has transitioned from the trickle current mode to the constant current mode. In this situation, the battery charger has to dissipate the maximum power.

In this case, with a 5V input voltage source, 1A fast charge current, the max power dissipation could be:

$$P_{Dmax} = (5V - 2.9V) \times 1A = 2.1W$$

This power dissipation with the battery charger in the ESOP-8 package may cause thermal regulation foldback to reduce the charge current. Then a trade-off must be made between the charge current and thermal requirements of the charger.

External Capacitors

In order to maintain good stability in the whole charge cycle, a capacitance of 1-10µF is recommended to bypass the BAT pin to GND. In addition, the battery and interconnections appear inductive at high frequencies. These elements are in the control feedback loop during constant voltage mode. Therefore, the bypass capacitance may be necessary to compensate for the inductive nature of thew battery pack.

ISET Resistor

In order to assure the accuracy of the charge current, better than 1% precision resistance is recommended.

Layout Consideration

For optimum voltage regulation, place the battery pack as close as possible to the device's BAT and GND pins. This is recommended to minimize voltage drops along the high current-carrying PCB traces. If the PCB layout is used as a heat sink, adding many vias in the heat sink pad can help conduct more heat to the PCB backplane, thus reducing the maximum junction temperature. It is also recommended to place the capacitor C_{IN} and C_{OUT} as close as possible to the corresponding pins and the GND pin.








Packaging Information

ESOP-8




SYMBOL	Dimensions In Millimeters					
STIVIDUL	MIN	NOM	MAX			
Α	1.35	-	1.75			
A1	0.00	-	0.15			
b	0.30	0.40	0.50			
С						
D	4.70	4.90	5.10			
D1		3.2 REF				
E	5.70	6.00	6.30			
E1	3.70	3.90	4.10			
E2	2.30 REF					
е		1.27 BSC				
L	0.40	0.60	0.80			
L1	1.05 REF					




Tape and Reel Information

REEL DIMENSIONS




SYMBOL	Dimens	ions In <mark>M</mark> ill	imeters
STIVIBUL	MIN	NOM	MAX
ФА	325.00	3 29.00	333.00
W2	15.00	17.00	19.00

TAPE DIMENSIONS



SYMBOL	Dimensions In Millimeters			
	MIN	NOM	MAX	
Α	6.20	6.60	7.00	
В	5.10	5.50	5.90	
P0	3.80	4.00	4.20	
Р	7.80	8.00	8.20	
D0	1.30	1.50	1.70	
W	11.90	12.00	12.30	
С	1.90	2.10	2.30	

PIN1 AND TAPE FEEDING DIRECTION



Classification of IR Reflow Profile

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly		
Preheat/Soak				
Temperature Min(T _{SMIN})	100℃	150°C		
Temperature Max(T _{SMAX})	150℃	200°C		
Time(T _S) from (T _{SMIN} to T _{SMAX})	60~120 seconds	60~12 <mark>0 seconds</mark>		
Ramp-up rate (T _L to T _P) 3°C/second max		3°C/second max		
Liquidous temperature(T _L)	idous temperature(T _L) 183°C			
Time(t _L) maintained above T _L	60~150 seconds	60~150 seconds		
	For users T _P must not exceed the	For users T _P must not exceed the		
Dook pookage body temporature (T.)	Classification temp in Table 1.	Classification temp in Table 2.		
Peak package body temperature (T _P)	For suppliers T _P must equal or exceed	For suppliers T _P must equal or exceed		
	the Classification temp in Table 1.	the Classification temp in Table 2.		
Time(t _P)* within 5°C of the specified	20* seconds	30* seconds		
classification temperature(T _C), see Figure1	20 seconds			
Ramp-down rate (T _P to T _L)	6°C/second max	6°C/second max		
Time 25°C to peak temperature	6 minutes max	8minutes max		
* Tolerance for peak profile temperature (T _P) is defined as a supplier minimum and a user maximum.				

Table 1Sn-Pb Eutectic Process - Classification Temperatures (Tc)

Package	Volume mm³	Volume mm³
Thickness	<350	≥350
<2.5mm	235°C	220°C
≥2.5mm	220°C	220°C

Table 2 Pb-Free Process - Classification Temperatures (T_C)

Package	Volume mm³	Volume mm ³	Volume mm ³
Thickness	<350	350~2000	≥350
<1.6mm	260°C	260°C	260°C
1.6mm~2.5mm	260°C	250°C	245°C
>2.5mm	250℃	245℃	245°C






Figure1Classification Profile (Not to scale)

Products conform to "JEDEC J-STD-020C" standards;

Products shipped conform to "Rohs" standards;

Moisture Sensitivity Level: MSL3 (CONDITION: ≤30 °C/60%RH、Time control:168 hours);