CMOS 4-Bit Microcontroller

TMP47C200BN, TMP47C400BN TMP47C200BF, TMP47C400BF


The TMP47C200B/400B are high speed and high performance 4-bit single chip microcomputers, integrating ROM, RAM, input / output ports, timer / counters, and a serial interface on a chip. The TMP47C200B/400B are the standard type devices in the TLCS-47 CMOS series. The TMP47C200B/400B are low voltage and high speed 4-bit single chip microcomputer based on the TMP47C200A/400A. The other configurations and functions are same those of the TMP47C200A/400A.

Part No.	ROM	RAM	Package	OTP
TMP47C200BN	20400 6:4	120 4	P-SDIP42-600-1.78	TMP47P400VN
TMP47C200BF	2048 × 8-bit	128 × 4-bit	P-QFP44-1414-0.80D	TMP47P400VF
TMP47C400BN	40060 6:4	2564 his	P-SDIP42-600-1.78	TMP47P400VN
TMP47C400BF	4096 × 8-bit	256 × 4-bit	P-QFP44-1414-0.80D	TMP47P400VF

Features

- ◆4-bit single chip microcomputer
- •Instruction execution time: 1.9 μ s (at 4.2 MHz)
- ◆90 basic instructions
 - Table look-up instructions
 - 5-bit to 8-bit data conversion instruction
- ◆Subroutine nesting: 15 levels max.
- ♦6 interrupt sources (External: 2, Internal: 4) All sources have independent latches each, and multiple interrupt control is available.
- ◆I/O port (36 pins)
 - 5 pins Input 2 ports 8 pins Output 2 ports 6 ports 23 pins I/O
- ◆Interval Timer
- ◆Two 12-bit Timer/Counters

Timer, event counter, and pulse width measurement mode



- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA

products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, processed agriculture). These

- personal equipment, office equipment, measuring equipment, industrial robotics, domestic applications (colingular, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.

5-00-1 2000-10-19

◆Serial Interface with a 4-bit buffer External/internal clock, and leading/trailing edge shift mode

♦High current outputs LED direct drive capability (typ. 30 mA × 8 bits)


◆Hold function

Battery / Capacitor back-up


♦Real Time Emulator: BM4721A

5-00-2 2000-10-19

Pin Assignments (Top View)



Block Diagram



Pin Function

Pin Name	Input / Output	Func	tions			
K03 to K00	Input	4-bit input port				
P13 to P10	Output	4-bit output port with latch.				
P23 to P20	Ουτρυτ	8-bit data are output by the 5-bit to 8-bit data conversion instruction [OUTB @HL].				
R43 to R40		4-bit I/O port with latch.				
R53 to R50	1/0	When used as input port, the latch must be	set to "1".			
R63 to R60	1/0	Every bit data is possible to be set, cleared and tested by the bit manipulation instruction of the L-register indirect addressing.				
R73 to R70						
R83 (T1)		4-bit I/O port with latch.	Timer/Counter 1 external input			
R82 (INT1)	l/O(Input)	When used as input port, external				
R81 (T2)	i/O(ilipat)	interrupt input pin, or timer/counter external input pin, the latch must be set	Timer/Counter 2 external input			
R80 (INT2)		to "1".	External interrupt 1 input			
R92 (SCK)	I/O(I/O)	3-bit I/O port with latch.	Serial clock I/O			
R91 (SO)	I/O(Output)	When used as input port or serial port, the latch must be set to "1".	Serial data output			
R90 (SI)	I/O(Input)		Serial data input			
XIN	Input	Resonator connecting pins.				
XOUT	Output	For inputting external clock, XIN is used and XOUT is opened.				
RESET	Input	Reset signal input				
HOLD (KEO)	Input(Input)	Hold request/release signal input	Sense input			
TEST	Input	Test pin for shipping. Be opened or fixed to	low level.			
VDD	Power Supply	+ 5 V				
VSS	i ower supply	0 V (GND)				

Operational Description

1. System Configuration

- Internal CPU Function
 - 2.1 Program Counter (PC)
 - 2.2 Program Memory (ROM)
 - 2.3 H Register, L Register
 - 2.4 Data Memory (RAM)
 - Stack
 - Stack Pointer Word (SPW)
 - Data Counter (DC)
 - 2.5 ALU, Accumulator
 - 2.6 Flags
 - 2.7 System controller
 - 2.8 Interrupt Controller
 - 2.9 Reset Circuit
- Peripheral Hardware Function
 - 3.1 I/O Ports
 - 3.2 Interval Timer
 - 3.3 Timer / Counters (TC1, TC2)
 - 3.4 Serial Interface

Concerning the above component parts, the configuration and functions of hardwares are described.

2. Internal CPU Function

2.1 Program Counter (PC)

The program counter is a 12-bit binary counter which indicates the address of the program memory storing the next instruction to be executed. Normally, the PC is incremented by the number of bytes of the instruction every time it is fetched. When a branch instruction or a subroutine instruction has been executed or an interrupt has been accepted, the specified values listed in Table 2-1 are set to the PC. The PC is initialized to "0" during reset.




Figure 2-1. Configuration of program counter

The PC can directly address a 4096-byte address space. However, with the short branch and subroutine call instructions, the following points must be considered:

(1) Short branch instruction [BSS a]

In [BSS a] instruction execution, when the branch condition is satisfied, the value specified in the instruction is set to the lower 6 bits of the PC. That is, [BSS a] becomes the in-page branch instruction. When [BSS a] is stored at the last address of the page, the upper 6 bits of the PC point the next page, so that branch is made to the next page.

(2) Subroutine call instruction [CALL a]

In [CALL a] instruction execution, the contents of the PC are saved to the stack then the value specified in the instruction is set to the PC. The address which can be specified by the instruction consists of 11 bits and the most significant bit of the PC is always "0". Therefore, the entry address of the subroutine should be within an address range of 000_H through 7FF_H.

In	struction	1		Condition					_	gram Co						
0	peration				PC ₁₁	PC ₁₀	PC ₉	PC ₈	PC ₇	PC ₆	PC ₅	PC ₄	PC3	PC ₂	PC ₁	PC ₀
0	BS a		SF = 1 (Branch	n condition is satisfied)		Immediate data specified by the instruction										
c t i			SF = 0	(Branch condition is not satisfied)						+	2					
٦			SF = 1 $Lower 6-bit address$				Hold			lmn	nediate	e data s	pecifie	d by th	e instru	ıction
l n s t	BSS a				Lower 6-bit address = 111111		+ 1			lmn	Immediate data specified by the			e instruction		
 			SF = 0 + 1													
°	CALL a	a			0	į		lmm	ediate	data sp	ecified	by the	instruc	tion		
0	CALLS &	a			0	0	0	0	The da	ta genera ecified by	nted by the the state of the st	he imme truction	diate	1	1	0
٦ ۲	RET							The r	eturn a	ddress r	estore	d from	stack			
9 8	RETI							The r	eturn a	ddress r	estore	d from	stack			
Û	Others				Incremented by the number of bytes in the instruction											
	errupt eptance				0 0 0 0 0 0 0 Interrupt vector						0					
	Reset			_	0	0	0	0	0	0	0	0	0	0	0	0

Table 2-1. Status change of program counter

2.2 Program Memory (ROM)

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the contents of the PC.

The fixed data can be read by using the table look-up instructions or 5-bit to 8-bit data conversion instruction.

(1) Table look-up instructions

[LDL A, @DC], [LDH A, @DC+]

The table look-up instructions read the lower and upper 4 bits of the fixed data stored at the address specified in the data counter (DC) to place them into the accumulator. [LDL A, @DC] instruction reads the lower 4 bits of fixed data, and [LDH A, @DC+] instruction reads the upper 4 bits.

The DC is a 12-bit register, allowing it to address the entire program memory space.




Figure 2-2. Configuration of program memory

5-00-6 2000-10-19

(2) 5-bit to 8-bit data conversion instruction [OUTB @HL]

The 5-bit to 8-bit data conversion instruction reads the fixed data (8 bits) from the data conversion table in the program memory to output the upper 4 bits to port P2 and the lower 4 bits to port P1. The table is located in the last 32-byte space (addresses,7E0_H through 7FF_H for the TMP47C200B, FE0_H through FFF_H for the TMP47C400B) in the program memory with the lower address consisting of the 5 bits obtained by concatenating the contents of the data memory specified by the HL register pair and the content of the carry flag. This instruction is usable for such applications as converting BCD data into an output code to the 7-segment display elements.

Example: The following shows that the BCD data at address 2F_H in the data memory is converted into the 7-segment code (e.g., anode common LED) to be output to ports P2 and P1.

LD HL, #2FH; HL←2F_H (Data memory address is set)

TEST CF ; CF←0 (The table is specified at addresses FE0_H - FEF_H)

:

ORG FE0H ; Data conversion table

DATA OCOH, OF9H, OA4H, OBOH, 99H, 92H, 82H, OD8H, 80H, 98H




2.2.1 Program Memory Map

Figure 2-3 shows the program memory map. Address 000_H - 086_H and FEO_H - FFF_H (000_H - 086_H and $7EO_H$ - $7FF_H$ for the TMP47C200B) of the program memory are also used for special purposes.

5-00-7 2000-10-19

2.2.2 Program Memory Capacity

The TMP47C200B has 2048 \times 8 bits (addresses 000_H through 7FF_H) of program memory (mask ROM), the TMP47C400B has 4096 \times 8 bits (addresses 000_H through FFF_H).



are used as the data conversion table area.

(a) TMP47C200B

(b) TMP47C400B

Figure 2-3. Program memory map

On the TMP47C200B, no physical program memory exists in the address range 800H through FFFH. However, if this space is accessed by program, the most significant bit of each address is always regarded as "0" and the contents of the program memory corresponding to the address 000H through 7FFH are read. For example, when outputting the data at address FF3H are read to ports by the [OUTB @HL] instruction, the data at address 7F3H is actually read. That is, on the TMP47C200B, the conversion table is located in the address space 7E0H through 7FFH. When evaluating the TMP47C200B by using the piggyback chip, however, the conversion table must be allocated in the memory location addressed FEO_H through FFF_H also.

2.3 H Register and L Register

The H register and the L register are 4-bit general registers. They are also used as a register pair (HL) for the data memory (RAM) addressing pointer. The RAM consists of pages, each page being 16 words long (1word = 4bits). The H register specifies a page and the L register specifies an address in the page.

The L register has the auto-post-increment/decrement capability, implementing the execution of composite instructions. For example, [ST A, @HL +] instruction automatically increments the contents of the L register after data transfer.

During the execution of [SET @L], [CLR @L], or [TEST @L] instructions, the L register is also used to specify the bits corresponding to I/O port pins R73 through R40 (the indirect addressing of port bits by the L register).

> 5-00-8 2000-10-19

Electrical Characteristics

Absolute Maximum Ratings $(V_{SS} = 0 V)$

Parameter	Symbol	Pins	Ratings	Unit
Supply Voltage	V_{DD}		– 0.3 to 7	٧
Input Voltage	V_{IN}		– 0.3 to V _{DD} + 0.3	٧
Output Valtage	V _{OUT1}	Except sink open drain pin	– 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT2}	Sink open drain pin	– 0.3 to 10	V
Output Guerrat (Dan 1 min)	I _{OUT1}	Ports P1 and P2	30	
Output Current (Per 1 pin)	I _{OUT2}	Ports R4 through R9	3.2	mA
Output Current (Total)	Σ I _{OUT1}	Ports P1 and P2	120	mA
Power Dissipation [Topr = 70°C]	PD		600	mW
Soldering Temperature (time)	Tsld		260 (10 s)	°C
Storage Temperature	Tstg		– 55 to 125	°C
Operating Temperature	Topr		– 30 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant.

Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Opeating Conditions

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Max	Unit
			In the Normal	2.7		
	\		operating mode	2.7	6.0	l _v
Supply Voltage	V _{DD}		In the HOLD	2.0	6.0	"
			operating mode	2.0		
	V_{IH1}	Except Hysteresis Input	V >4.5V	$V_{DD} \times 0.7$. V _{DD}	
Input High Voltage	V_{IH2}	Hysteresis Input	V _{DD} ≧ 4.5 V	$V_{DD} \times 0.75$		V
	V _{IH3}		V_{DD} < 4.5 V	$V_{DD} \times 0.9$		
	V_{IL1}	Except Hysteresis Input	V _{DD} ≧ 4.5 V		$V_{DD} \times 0.3$	
Input Low Voltage	V_{IL2}	Hysteresis Input	V _{DD} ≤ 4.5 V	0	$V_{DD} \times 0.25$	V
	V_{IL3}		V _{DD} <4.5 V		$V_{DD} \times 0.1$	
Clock Frequency	fc	XIN, XOUT	$V_{DD} = 2.7 \text{ to } 6.0 \text{ V}$	0.4	4.2	MHz

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Input voltage V_{IH3} , V_{IL3} : In the SLOW or HOLD mode.

5-00-42 2000-10-19

DC Characteristics

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis Input		-	0.7	-	V
lawyd Cymraet	I _{IN1}	Port K0, TEST, RESET, HOLD	V 55VV 55V/0V				
Input Current	I _{IN2}	Open drain output ports	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	_	_	0.7 ±22 70 150 220 450 - 2 0.4 30 - 2 4 1 2	μΑ
Input Low Current	I _{IL}	Push-pull output ports	$V_{DD} = 5.5 \text{ V}, \ V_{IN} = 0.4 \text{ V}$	-	1	- 2	mA
	R _{IN1}	Port K0 with pull-up/pull-down		30	70	150	kO
Input Resistance	R _{IN2}	RESET		100	220	2 mA 70 150 kΩ 220 450 - 2 μA V - 0.4 V 30 - mA	K22
Output Leakage Current	I _{LO}	Open drain output ports	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	-	-	2	μΑ
Output High Voltage	V _{OH}	Push-pull output ports	$V_{DD} = 4.5 \text{ V}, I_{OH} = -200 \mu\text{A}$	2.4	-	_	٧
Output Low Voltage	V _{OL2}	Except XOUT and ports P1 and P2	V _{DD} = 4.5 V, I _{OL} = 1.6 mA	-	_	0.4	V
Output Low Current	I _{OL1}	Ports P1 and P2	$V_{DD} = 4.5 \text{ V}, \ V_{OL} = 1.0 \text{ V}$	-	30	-	mA
Supply Current (in the Normal	I _{DD}		$V_{DD} = 5.5 V$, fc = 4 MHz	_	2	4	mA
operating mode)	100		$V_{DD} = 3.0 \text{ V}, \text{ fc} = 4 \text{ MHz}$	_	1	2	
Supply Current (in the HOLD operating mode)	I _{DDH}		V _{DD} = 5.5 V	_	0.5	10	μΑ

Note 1: Typ. values show those at $T_{opr} = 25$ °C, $V_{DD} = 5$ V.

Note 2: Input Current I_{IN1}: The current through resistor is not included, when the pull-up/pull-down resistor is contained.

Note 3: Supply Current: $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V}$

The port K0 with the pull-up/pull-down resistor is open. The voltage applied to the port R4-R9 is within the range $V_{\rm IL}$ or $V_{\rm IH}$.

5-00-43 2000-10-19

AC Characteristics


 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 6.0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$


Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Instruction Cycle Time	t _{cy}		1.9	-	20	μS
High level Clock pulse Width	t _{WCH}	For outcomed along an exertion	90			
Low level Clock pulse Width	t _{WCL}	For external clock operation	80	_	_	ns
Shift data Hold Time	t _{SDH}		0.5 tcy – 0.3	_	_	μS

Note: Shift data Hold Time:

External circuit for pins SCK and SO

Serial port (completed of transmission)





Recommended Oscillating Conditions

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 6.0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$


(1) 4 MHz

Ceramic Resonator

CSA4.00MG (MURATA) $C_{XIN} = C_{XOUT} = 30 pF$ KBR-4.00MS (KYOCERA) $C_{XIN} = C_{XOUT} = 30 pF$

Crystal Oscillator

204B-6F 4.0000 (TOYOCOM) $C_{XIN} = C_{XOUT} = 20 pf$



(2) 400 kHz


Ceramic Resonator

CSB400B (MURATA)

KBR-400B (KYOCERA)

 $\text{C}_{\text{XIN}} = \text{C}_{\text{XOUT}} = \text{220 pF}, \ \text{R}_{\text{XOUT}} = \text{6.8 k}\Omega$ $C_{XIN} = C_{XOUT} = 100 \text{ pF}, R_{XOUT} = 10 \text{ k}\Omega$

400 kHz




XOUT


* Difference compared with the TMP47C200A/400A


The TMP47C200B/400B is different from the TMP47C200A/400A with respect to the following spec points.

Parameter		Condition	ТМРТМ	P47C200	A/400A	TMPTN				
	Symbol		Min	Тур.	Max	Min	Тур.	Max	Unit	
Supply Voltage	V	In the Normal operating mode	4.5	_	6.0	2.7	-	6.0	V	
	V _{DD}	In the HOLD operating mode	2.0	-	0.0	2.0	-			
Supply Current		$V_{DD} = 5.5 \text{ V, fc} = 4 \text{ MHz}$	_	3	6	-	- 2 4			
(in the Normal operating mode)	I _{DD}	$V_{DD} = 3.0 \text{ V, fc} = 4 \text{ MHz}$	_	_	-	-	1	2	mA	
Clask Fraguensy	fc	V _{DD} = 2.7 to 6.0 V	_	_	_	0.4	-	4.2	MHz	
Clock Frequency		V _{DD} = 4.5 to 6.0 V	0.4	-	4.2	_	-	_		
Output Low Current	I _{OL1}	V _{DD} = 4.5 V V _{OL} = 1.0 V	_	20	_	_	30	_	mA	

Typical Characteristics








Note: Solid line: TMPTMP47C200B/400B

Rough dotted line: TMPTMP47C200A/400A

Typical Characteristics



5-00-46 2000-10-19