



300mA, Ultra-low noise, Small Package Ultra-Fast CMOS LDO Regulator

General Description

The LP3992 is designed for portable RF and wireless applications with demanding performance and space requirements. The LP3992 performance is optimized for battery-powered systems to deliver ultra low noise and low quiescent current. The LP3992 also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The LP3992 consumes less than 0.01 μ A in shutdown mode and has fast turn-on time less than 50 μ s. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio. It is available in the 5-lead of SOT23-5 and TSOT23-5 packages.

Order Information

LP3992	□	□	□	□	□
	F: Pb-Free				
	Package Type				
	B3: SOT23-3				
	B5: SOT23-5				
	J5: TSOT23-5				
	Output Type				
	12: 1.2V				
	15: 1.5V				
	18: 1.8V				
	25: 2.5V				
	28: 2.8V				
	30: 3.0V				
	33: 3.3V				
	36: 3.6V				
	50: 5.0V				


Features

- ◆ Ultra-Low-Noise for RF Application
- ◆ 2.5V- 5.5V Input Voltage Range
- ◆ Low Dropout : 220mV @ 300mA
- ◆ 1.2V, 1.5V, 1.8V, 2.5V, 2.8V, 3.0V, 3.3V, 3.6V and 5V Fixed
- ◆ 300mA Output Current
- ◆ High PSSR:-76dB at 1KHz
- ◆ < 0.01 μ A Standby Current When Shutdown
- ◆ Available in SOT23-5 and TSOT23-5 Package
- ◆ TTL-Logic-Controlled Shutdown Input
- ◆ Ultra-Fast Response in Line/Load transient
- ◆ Current Limiting and Thermal Shutdown Protection
- ◆ Quick start-up (typically 50 μ s)

Applications

- ✧ Portable Media Players/MP3 players
- ✧ Cellular and Smart mobile phone
- ✧ LCD
- ✧ DSC Sensor
- ✧ Wireless Card

Typical Application Circuit





Marking Information

Device	Marking	Package	Shipping
LP3992-12B5F	LPS 1BYWX	SOT23-3 SOT23-5 TSOT23-5	3K/REEL
LP3992-15B5F	LPS 1NYWX	SOT23-3 SOT23-5 TSOT23-5	3K/REEL
LP3992-18B5F	LPS 1CYWX	SOT23-3 SOT23-5 TSOT23-5	3K/REEL
LP3992-25B5F	LPS 1DYWX	SOT23-3 SOT23-5 TSOT23-5	3K/REEL

Device	Marking	Package	Shipping
LP3992-28B5F	LPS 1HYWX	SOT23-3 SOT23-5 TSOT23-5	3K/REEL
LP3992-30B5F	LPS 1GYWX	SOT23-3 SOT23-5 TSOT23-5	3K/REEL
LP3992-33B5F	LPS 1EYWX	SOT23-3 SOT23-5 TSOT23-5	3K/REEL
Y: Y is year code. W: W is week code. X: X is series number.			

Functional Pin Description

Package Type	Pin Configurations
TSOT23-5 SOT-23-5 SOT-23-3	Top View TSOT23-5/SOT-23-5 Top View SOT-23-3

Pin Description

Pin		Name	Description
SOT23-5	SOT23-3		
1	3	VIN	Power Input Voltage.
2	1	GND	Ground.
3		EN	Chip Enable (Active High).
4		NC	No Connection.
5	2	VOUT	Output Voltage.



Electrical Characteristics


(LP3992-33B5F, $V_{IN} = V_{OUT} + 1V$, $C_{IN} = C_{OUT} = 1\mu F$, $T_A = 25^\circ C$, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Typ.	Max	Units
Output Voltage Accuracy		ΔVOUT	IOUT = 1mA	-3	--	+3	%
Output Voltage		VOUT	IOUT = 1mA		3.33		V
Output Loading Current		ILoad	VEN=VIN, VIN>2.5V	300			mA
Current Limit		ILIM	RLOAD = 1Ω	420	450		mA
Quiescent Current		IQ	VEN ≥ 1.2V, IOUT = 0mA		75	130	μA
Dropout Voltage		VDROP	IOUT = 200mA, VOUT > 2.8V		130	200	mV
			IOUT = 300mA, VOUT > 2.8V		220	300	
Line Regulation		ΔVLINE	VIN = (VOUT + 1V) to 5.5V, IOUT = 50mA			0.2	%/V
Load Regulation		ΔLOAD	1mA < IOUT < 300mA			2	%/A
Standby Current		ISTBY	VEN = GND, Shutdown		0.01	1	μA
EN Input Bias Current		IIBSD	VEN = 3V		1.5	3.5	μA
EN Threshold	Logic-Low Voltage	VIL	VIN = 3V to 5.5V, Shutdown			0.4	V
	Logic-High Voltage	VIH	VIN = 3V to 5.5V, Start-Up	1.4		VIN+ 0.3	
Output Noise Voltage			10Hz to 100kHz, IOUT = 200mA, COUT = 1μF		300		uVRMS
Power Supply Rejection Rate	f = 1kHz		COUT = 1μF, IOUT = 100mA		-76		dB
	f = 10kHz				-65		
Thermal Shutdown Temperature		TSD			150		°C




Typical Operating Characteristics


Output Voltage Vs. Temperature




Quiescent Current Vs. Temperature



Dropout Voltage Vs. Load Current



PSRR





Applications Information

Like any low-dropout regulator, the external capacitors used with the LP3992 must be carefully selected for regulator stability and performance. Using a capacitor whose value is $> 1\mu\text{F}$ on the LP3992 input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response. The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The LP3992 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least $1\mu\text{F}$ with ESR is $> 25\text{m}\Omega$ on the LP3992 output ensures stability. The LP3992 still works well with output capacitor of other types due to the wide stable ESR range. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the VOUT pin of the LP3992 and returned to a clean analog ground.

Start-up Function Enable Function

The LP3992 features an LDO regulator enable/disable function. To assure the LDO regulator will switch on, the EN turn on control level must be greater than 1.4 volts. The LDO regulator will go into the shutdown mode when the voltage on the EN pin falls below 0.4 volts. For protecting the system, the LP3992 have a quick-discharge function. If the enable function is not needed in a specific application, it may be tied to VIN to keep the LDO regulator in a continuously on state.

Thermal Considerations

Thermal protection limits power dissipation in LP3992. When the operation junction temperature exceeds 150°C , the OTP circuit starts the thermal shutdown function turn the pass element off. The pass element turns on again after the junction temperature cools by 25°C . For continue operation, do not exceed absolute maximum operation junction temperature 125°C .

The power dissipation definition in device is:

$$\text{PD} = (\text{VIN} - \text{VOUT}) \times \text{IOUT} + \text{VIN} \times \text{IQ}$$

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient.

The maximum power dissipation can be calculated by following formula:

$$\text{PD}(\text{MAX}) = (\text{TJ}(\text{MAX}) - \text{TA}) / \theta\text{JA}$$

Where $\text{TJ}(\text{MAX})$ is the maximum operation junction temperature 125°C , TA is the ambient temperature and the θJA is the junction to ambient thermal resistance. For recommended operating conditions specification of LP3992, where $\text{TJ}(\text{MAX})$ is the maximum junction temperature of the die (125°C) and TA is the maximum ambient temperature. The junction to ambient thermal resistance (θJA is layout dependent) for SOT23-5 package is 195°C/W .


$$\text{PD}(\text{MAX}) = (125^{\circ}\text{C} - 25^{\circ}\text{C}) / 195 = 500\text{mW}$$

The maximum power dissipation depends on operating ambient temperature for fixed $\text{TJ}(\text{MAX})$ and thermal resistance θJA .



Packaging Information

SOT23-5




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.889	1.295	0.035	0.051
A1	0.000	0.152	0.000	0.006
B	1.397	1.803	0.055	0.071
b	0.356	0.559	0.014	0.022
C	2.591	2.997	0.102	0.118
D	2.692	3.099	0.106	0.122
e	0.838	1.041	0.033	0.041
H	0.080	0.254	0.003	0.010
L	0.300	0.610	0.012	0.024

SOT-23-5 Surface Mount Package




TSOT23-5



SYMBOLS	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	-	1.00	-	0.039
A1	0.00	0.15	0.000	0.006
D	2.90		0.114	
E1	1.60		0.063	
E	2.60	3.00	0.102	0.118
L	0.30	0.60	0.012	0.024
b	0.30	0.50	0.012	0.020
e	0.95		0.037	



SOT23-3



Symbol	MIN(mm)	MAX(mm)	Symbol	MIN(mm)	MAX(mm)
A	2.82	3.02	D1	0.40	0.50
A1	0.90	1.00	D2	0.254TYP	
A2	0.35	0.45	D3	0.60	0.70
B	1.52	1.72	θ	9° TYP4	
B1	2.80	3.00	θ 1	10° TYP4	
B2	0.119	0.135	θ 2	0° ~ 8°	
C	1.05	1.15	θ 3	6° TYP	
C1	0.03	0.13	R	<0.2TYP4	
C2	0.60	0.70	R1	0.08TYP	
D	0.03	0.13	R2	0.08TYP	